4Gb M-die SPI NAND Flash

3.3V Serial NAND Flash with Quad SPI
- STF4GE4U00M

datasheet

NETSOL Co., Ltd. RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of NETSOL Co., Ltd. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or other wise.

For updates or additional information about NETSOL products, contact your nearest NETSOL office. All brand names, trademarks

and registered trademarks belong to their respective owners.

Revision History

Revision No.	History	Draft Date	Remark
1.0	Final version release	Jun. 2019	Final

Revision History

Table Of Contents

1.0 INTRODUCTION

1.1 General Description

The STF4GE4U00M is 4G-bit with spare 256Mbit capacity. The device is offered in 3.3V power supply. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. The memory is divided into blocks that can be erased independently so it possible to preserve valid data while old data is erased. The device contains 4096 blocks, composed by 64 pages consisting in two NAND structures of 32series connected Flash Cells. A program operation can be performed in typical 350µs on the 2048-bytes and an erase operation can be performed in typical 4ms on a 128K-bytes block. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the its' extended reliability of 50K program/erase cycles by providing ECC(Error Correction Code) with real time mapping-out algorithm.

The device features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three signals are a clock input(SCLK), a serial data input(SI), and a serial data output(SO). Serial access to the device is enabled by $\overline{CS}$ input. When it is in four I/O read mode, the SI pin, SO pin, $\overline{WP}$ pin and $\overline{HOLD}$ pin become SIO0 pin, SIO1 pin, SIO2 pin SIO3 pin for address/dummy bits input and data output.

The copy back function allows the optimization of defective blocks management : when a page program operation fails the data can be directly programmed in another page inside the same array section without the time consuming serial data insertion phase. The device is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Up to 2Kbytes can be programmed at a time. Pages can be erased in groups of 128KB erase. To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via OIP bit. Advanced security features enhance the protection and security functions, please see security features section for more details.

The device supports JEDEC standard manufacturer and device identification with a 8K bytes(4 pages) Secured OTP.

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

1.2 Features

- 4G-bit SPI NAND FLASH
 - Page size : 2176 bytes
 - Block size : 64 pages
 - Device size: 4096 blocks

- Advanced Security Features
 - 8K-Byte OTP region

- Support Standard, Dual, and Quad SPI
 - Standard SPI: SCLK, $\overline{CS}$, SI, SO, $\overline{WP}$, $\overline{HOLD}$
 - Dual SPI: SCLK, $\overline{CS}$, SIO0, SIO1, $\overline{WP}$, $\overline{HOLD}$
 - Quad SPI: SCLK, $\overline{CS}$, SIO0, SIO1, SIO2, SIO3

- High Clock Frequency
 - Quad I/O data transfer up to 320Mbits/s
 - 2048/64/16 wrap read option

- Program/Erase/Read Cycle Time
 - Page read time: 45µs typical
 - Page program time: 350µs typical
 - Block erase time: 4ms typical

- Software/Hardware Write Protection
 - Software protection of the entire device or ranges of blocks
 - Hardware protection through $\overline{WP}$

- High Access Performance with Cache
 - Cache size: 2176 bytes

- ECC Protection
 - 8 bits ECC for each 528 bytes

- Enhanced Functions
 - Synchronous output of internal reset signals (custom-made)
 - Data in Block 0/Page 0 automatically loads to the cache after power up

- Excellent Electrical Performance
 - Single supply voltage: 2.7~3.6V
 - Operating current < 35mA
 - Standby current < 100µA

- Operating Temperature
 - Commercial Temp. : 0℃ to +70℃

1.3 Product List

Part Number	Density	V_{CC} Range	PKG Type
STF4GE4U00M-MC00	4Gb	2.7V ~ 3.6V	8 Pad LGA (8x6mm)

1.4 Package

1.4.1 8-Pad LGA (8x6mm)

Top View

Figure 1. 8-pad LGA

1.5 Pin Descriptions

[Table 1] Pin Descriptions

Pin Name	Pin Function	Direction
SCLK	**Serial Clock** This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (SI) are latched on the rising edge of Serial Clock (SCLK). Data on Serial Data Output (SO) changes after the falling edge of Serial Clock (SCLK).	Input
SI (SIO0)	**Serial Data Input (for 1 I/O), Serial Data Input & Output (for 4 I/O)** This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be programmed. Values are latched on the rising edge of Serial Clock (SCLK). Also, When the device is Quad mode, this pin(SI) is used for SIO0	Input / Output
SO (SIO1)	**Serial Data Output (for 1 I/O), Serial Data Input & Output (for 4 I/O)** This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (SCLK) at all read mode. Also, When the device is Quad mode, this pin(SO) is used for SIO1	Input / Output
$\overline{CS}$	**Chip Select** When this input signal is High, the device is deselected and Serial Data Output Pins are at high impedance. Unless an internal Program, Erase or Write Status Register cycle is in progress, the device will be in the Standby mode (this is not the Deep Power-down mode). Driving Chip Select ($\overline{CS}$) Low enables the device, placing it in the active power mode. After Power-up, a falling edge on Chip Select ($\overline{CS}$) is required prior to the start of any instruction.	Input
$\overline{WP}$ (SIO2)	**Write Protect, Serial Data Input & Output (for 4 I/O)** The main purpose of this input signal is to freeze the size of the area of memory that is protected against program or erase instructions (as specified by the values in the BP2, BP1 and BP0 bits of the Status Register). In Quad mode, the $\overline{WP}$ function is not available. This pin is used for SIO2 in Quad mode.	Input / Output
$\overline{HOLD}$ (SIO3)	**Hold, Serial Data Input & Output (for 4 I/O)** The Hold ($\overline{HOLD}$) signal is used to pause any serial communications with the device without deselecting the device. During the Hold condition, the Serial Data Output (SO) is high impedance, and Serial Data Input (SI) and Serial Clock (SCLK) are Don't Care. To start the Hold condition, the device must be selected, with Chip Select ($\overline{CS}$) driven Low. In Quad mode, the $\overline{HOLD}$ function is not available. This pin used for SIO3 in Quad mode.	Input / Output
Vcc	**3.3V Supply Voltage**	
Vss	**Ground**	

1.6 Block Diagram

SCLK   SI/SIO0   SO/SIO1 $\overline{CS}$ $\overline{HOLD}$ $\overline{WP}$
                                                 SIO3   SIO2

Serial NAND Controller

Vcc

Vss

Cache
Memory

NAND
Memory
Core

ECC and Status Register

Figure 2. Functional Block Diagram

1.7 Array Organization

[Table 2] Array Organization

Capacity	Page Organization	Block Organization	Memory Organization
4Gb	(2K + 128) Bytes	64 Pages	4096 Blocks

1.8 Memory Address Mapping

Figure 3 shows the memory address mapping of the 64 page per block

Figure 3. Memory Map

Notes:
1. CA : Column Address. The 12-bit address is capable of addressing from 0 to 4095 bytes; however, only bytes 0 through 2175 are valid. Bytes 2176 through 4095 of each page are "out of bounds," do not exist in the device, and cannot be addressed.
2. RA : Row Address. RA<5:0> selects a page inside a block, and RA<17:6> selects a block.

1.9 Memory Organization

1 Page   = (2K + 128)Bytes

1 Block   = (2K + 128)Bytes x 64 Pages
          = (128K + 8K)Bytes

1 Device = (128K + 8K)Bytes x 4096 Blocks
          = (512M + 32M) Bytes
          = 4,352Mbits

Figure 4. Array Organization

1.10 Valid Block

[Table 3] The Number of Valid Block

Parameter	Symbol	Min	Typ.	Max	Unit
Valid Block Number	N_{VB}	4,016	-	4,096	Blocks

Notes:
1) The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used.
   The number of valid blocks is presented with both cases of invalid blocks considered.
   Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks.
   Refer to the attached technical notes for a appropriate management of invalid blocks.
2) The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles.

2.0 Electrical Characteristics

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

2.1 Absolute Maximum DC Ratings

[Table 4] Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Storage Temperature	T_{STG}	-55 to +125	°C
Input and output voltage (with respect to ground)	V_{IO}	-0.6 to V_{CC}+0.4	V
Supply voltage	V_{CC}	-0.6 to 4.6	V
Electrostatic discharge voltage (Human Body model)*[2]	V_{ESD}	-2000 to 2000	V

Notes :
JEDEC Std JESD22-A114A (C1=100 pF, R1=1500 Ω, R2=500 Ω).
During infrequent, nonperiodic transitions and for periods less than 20ns, voltage potential between VSS and VCC may undershoot to –2.0V or overshoot to VCC_MAX + 2.0V.

2.2 Recommended Operating Conditions

[Table 5] Recommended Vcc and Ambient Temperature

Symbol	Parameter	Temperature Range	Min.	Max.	Unit
V_{CC}	Supply Voltage	Commercial	2.7	3.6	V
T_A	Ambient Operating Temperature		0	70	°C

Note :
Voltage reference to GND.

[Table 6] Data Retention and Endurance

Parameter	Min.	Max.	Unit
Erase / Program Cycles	-	50,000	Cycles per Sector
Data Retention	-	10	Years

2.3 Input / Output Capacitance

[Table 7] Input / Output Capacitance

Symbol	Parameter	Test Condition	Min.	Max.	Unit
C_{OUT}	Output Capacitance	V_{OUT} = 0V	-	10	pF
C_{IN}	Input Capacitance (Other Pins)	V_{IN} = 0V	-	6	pF

Note :
Sampled Only, not 100% tested, at TA = 25°C and Frequency of 20MHz

2.4 AC Test Condition

[Table 8] AC Test Condition

Symbol	Parameter	Min.	Max.	Unit
C_L	Load Capacitance	40 (30pF/90MHz)		pF
-	Input Rise and Fall Times	-	5	ns
-	Input Pulse Voltages	0.2Vcc to 0.8Vcc		V
-	Input Timing Reference Voltages	0.3Vcc to 0.7Vcc		V
-	Output Timing Reference Voltages	Vcc / 2		V

Note :
Output High-Z is defined as the point where data out is no longer driven.

Figure 5. AC measurement I/O waveform

2.5 DC Characteristics

[Table 9] DC Characteristics

Symbol	Parameter	Test Condition (In addition to Operation Conditions)	Min.	Max.	Unit
I_{LI}	Input leakage current		-	± 10	µA
I_{LO}	Output leakage current		-	± 10	µA
I_{CC1}	Standby current	$\overline{CS}$ = Vcc, V_{IN} = Vss or Vcc	-	100	µA
I_{CC3}	Operating current (READ)	SCLK = 0.1Vcc / 0.9.Vcc	25	35	mA
I_{CC4}	Operating current (Program)	$\overline{CS}$ = Vcc	25	35	mA
I_{CC5}	Operating current (Block Erase)	$\overline{CS}$ = Vcc	15	30	mA
V_{IL}	Input low voltage		-0.5	0.3xVcc	V
V_{IH}	Input high voltage		0.7xVcc	Vcc+0.4	V
V_{OL}	Output low voltage	I_{OL} = 2.1mA		0.4	V
V_{OH}	Output high voltage	I_{OH} = –400 µA	Vcc-0.2		V

Notes:
1. Typical values are given for TA = 25 °C.
2. These parameters are verified in device characterization and are not 100% tested.

2.6 AC Characteristics

[Table 10] AC Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit
F_C	Serial Clock Frequency For: all command			80	MHz
t_{CH}	Serial Clock High Time	5.5			ns
t_{CL}	Serial Clock Low Time	5.5			ns
t_{CLCH}	Clock Rise time (Slew Rate)	0.5			V/ns
t_{CHCL}	Clock Fall time (Slew Rate)	0.5			V/ns
t_{SLCH}	$\overline{CS}$ Active Setup Time	5			ns
t_{CHSH}	$\overline{CS}$ Active Hold Time	5			ns
t_{SHCH}	$\overline{CS}$ Not Active Setup Time	5			ns
t_{CHSL}	$\overline{CS}$ Not Active Hold Time	5			ns
t_{SHSL}/t_{CS}	$\overline{CS}$ High Time	20			ns
t_{SHQZ}	Output Disable Time			10	ns
t_{CLQX}	Output Hold Time	1			ns
t_{DVCH}	Data in Setup Time	3			ns
t_{CHDX}	Data in Hold Time	5			ns
t_{HLCH}	$\overline{HOLD}$ Low Setup Time (relative to Clock)	5			ns
t_{HHCH}	$\overline{HOLD}$ High Setup Time (relative to Clock)	5			ns
t_{CHHL}	$\overline{HOLD}$ Low Hold Time (relative to Clock)	5.5			ns
t_{CHHH}	$\overline{HOLD}$ High Hold Time (relative to Clock)	5.5			ns
t_{HLQZ}	$\overline{HOLD}$ Low to High-Z Output			10	ns
t_{HHQX}	$\overline{HOLD}$ High to Low-Z Output			10	ns
t_{CLQV}	Clock Low to Output Valid			9	ns
t_{WHSL}	$\overline{WP}$ Setup Time Before $\overline{CS}$ Low	20			ns
t_{SHWL}	$\overline{WP}$ Hold Time after $\overline{CS}$ High	100			ns
t_{RST}	$\overline{CS}$ High To Next Command After Reset (FFH)			500	μs
t_{RD}	Read From Array(Internal ECC Disable)		45	250	μs
	Read From Array(Internal ECC Enable)		45	300	μs
t_{PROG}	Page Program Time		350	600	μs
t_{BERS}	Block Erase Time		4	10	ms
t_{RST}	After Reset, Recovery time for RD/PGM/Erase		Max 10/50/500		μs
NOP	Number of partial programming operation supported		-	4	-

* Note
1. Typical values given for T_A = 25°C.
2. tCH + tCL must be greater than or equal to 1/ F_C.
3. Value guaranteed by characterization, not 100% tested in production.

Figure 6. Serial Input Timing

**Figure 7. Write Protect Setup and Hold Timing**

Figure 8. Hold Timing

Figure 9. Output Timing

3.0 NAND FLASH TECHNICAL NOTES

3.1 SPI Modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:

• CPOL=0, CPHA=0 (Mode 0)

• CPOL=1, CPHA=1 (Mode 3)

For these two modes, input data is latched in on the rising edge of Serial Clock (SCLK), and output data is available from the falling edge of Serial Clock (SCLK).

Figure 10. SPI Mode Supported

3.2 OTP region

SPI NAND FLASH provides a special One-Time Programmable memory area. The OTP region size is four pages and each page is 2176-byte. Users can use this region any way they want, like programming serial numbers or storing backup data tables.

[Table 11] Feature Register

Register	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Feature	B0h	OTP_PRT	OTP_EN	Reserved	ECC-EN	Reserved	Reserved	Reserved	QE
-	-	Non-Violatile	Read&Write	-	Read&Write	-	-	-	Read&Write

When delivered from factory, the OTP_PRT bit is 0.To use the OTP, users should issue a SET FEATURES command to set the OTP_EN bit of the Feature Register. The PROGRAM LOAD (02h/32h) or PROGRAM RANDOM (84h/C4h/34h/72h) and PROGRAM EXECUTE (10h) commands can be used to program Page 00 to 03. Also, the PAGE READ (13h) and READ FROM CACHE (03h/0Bh/3Bh/6Bh/BBh/EBh) commands can be used to read the OTP area. To lock the OTP region, users should first use the SET FEATURES command to set the OTP_EN bit and the OTP_PRT bit of the Feature Register and then use the PROGRAM EXECUTE (10h) command to finish locking.

[Table 12] OTP States

OTP_PRT	OTP_EN	State
X	0	Normal operation; access the user's host storage.
0	1	Access the OTP region (read and program) Notes: "OTP_PRT = 0" means that the OTP is not locked yet. The OTP can be programmed many times, but the OTP pages that have been programmed cannot be programmed again, otherwise there will cause unexpected results.
1	1	1. When OTP_PRT is 0, users can set OTP_PRT and OTP_EN to 1 and then issue a PROGRAM_EXECUTE (10h) command to lock the OTP. After that, the OTP_PRT will permanently remain 1 (no matter the device is powered up or not). 2. When the OTP_PRT is 1, users can only read the OTP region.

Enter the OTP Mode

• Issue a SET FEATURES (1Fh) command

• Feature register B0h

• Set the OTP_EN bit to 1

Access the OTP Date

• Issue a PAGE READ (13h) command after entering the OTP mode.

• Issue a READ FROM CACHE command (03h/0Bh/3Bh/6Bh/BBh/EBh) to read out data from the cache.

Write Data into OTP (only when OTP_PRT is 0)

• Enter the OTP mode

• Issue the WRITE ENABLE (06h) command

• Use the PROGRAM LOAD (02h/32h) or PROGRAM RANDOM (84h/C4h/34h/72h) command to write data into the cache

• Issue the PROGRAM EXECUTE (10h) command

• Use the GET FEATURES (0Fh) command to check if the operation is finished ("OIP = 0" means it is finished, and "P_FAIL = 0" means it is successful)

• Repeat step 2 and its subsequent steps and use the OTP address to program

Lock the OTP Region

• Use SET FEATURES (1Fh) command to set the OTP_EN and OTP_PRT bit

• Issue the WRITE ENABLE (06h) command

• Issue the PROGRAM EXECUTE (10h) command

  After the OTP region is locked, the OTP_PRT bit will be forever 1 and the OTP region cannot be erased or programmed again.

3.3 Status Register

The SPI NAND FLASH has an 8-bit status register that software can read during the device operation for operation state query, such as the ECC results of read operations (ECCS1 and ECCS0), the program results (P_FAIL), and the end of operations (OIP).

This register can be read by issuing the GET FEATURES (0Fh) command followed by the feature address (C0h).

[Table 13] Status Register

Register	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Status	C0h	Reserved	Reserved	ECCS1	ECCS0	P_FAIL	E_FAIL	WEL	OIP
				Read Only	Read Only	Read Only	Read Only	Read Only	Read Only

[Table 14] Description of Status Register

Bit-Field	Bit Name	Description
P_FAIL	Program results	P_FAIL = 0: program OK P_FAIL = 1: program Fail **Notes: Possible causes for P_FAIL to be 1:** The user programs an invalid address; The user programs a locked and protected OTP region; The users programs a protected region (BP0, BP1, BP2，INV, CMP). **Notes: Causes for reset:** The bit is cleared during the PROGRAM EXECUTE command sequence; The bit is cleared after receiving a reset command (FFh).
E_FAIL	Erase results	E_FAIL = 0: erase OK E_FAIL = 1: erase fail **Notes: Possible causes for E_FAIL to be 1:** The user erases an invalid address; The user erases an OTP region; The user erases a protected region (BP0, BP1, BP2，INV, CMP). **Notes: Causes for reset:** The bit is cleared at the start of the BLOCK ERASE command sequence; The bit is cleared after receiving a RESET(FFh) command.
WEL	Enable Write	This bit indicates the current status of the WRITE_ENABLE (WEL = 1), WRITE_DISABLE, and (WEL = 0) commands. WEL must be 1 before using the PROGRAM_EXECUTE (10h) and the BLOCK_RASE (D8h) commands. Otherwise, the execution of the commands is invalid.
OIP	operation in Progress	OIP indicates if the PAGE_READ (13h), PROGRAM_EXECUTE (10h) and BLOCK_RASE (D8H) commands are in progress. When using the RESET (FFh) command after powering up, OIP indicates the current status of the internal initialization. When using the RESET (FFh) command during operation, OIP indicates the current status of the stopping operation. **Notes: "OIP = 0" means the operation is accomplished and "OIP = 1" means the operation is in progress.**
ECCS1, ECCS0	BCH Status	00: no error was detected during the execution of PAGE_READ (13h) command. 01: errors were detected and corrected. 10: Uncorrectable errors were detected. 11: 8 bits errors were detected and corrected. Errors over 8 bits cannot be corrected. **Notes: Causes for reset:** The bit is cleared at the beginning of the PAGE_READ (13h) command. The bit indicates the loading results of Block 0 and Page 0 after powering up and reset. (The reset command (FFh) and powering up will automatically loads Block 0 and Page 0 to the cache.)

3.4 Bad Block Management

This NAND Flash device is specified to have the minimum number of valid blocks (NVB)of the total available blocks per die shown in the table below. This means the devices may have blocks that are invalid when shipped from the factory. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional bad blocks may develop with use. However, the total number of available blocks will not fall below NVB during the endurance life of the product.

Although NAND Flash memory devices may contain bad blocks, they can be used reliably in systems that provide bad-block management and error-correction algorithms. This ensures data integrity. Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by attempting to program the bad-block mark into every location in the first page of each invalid block. It may not be possible to program every location in an invalid block with the bad-block mark. However, the first spare area location in each bad block is guaranteed to contain the bad-block mark. See the following table for the bad-block mark.

System software should initially check the first spare area location for non-FFh data on the first page of each block prior to performing any program or erase operations on the NAND Flash device. A bad-block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks may be marginal, it may not be possible to recover the bad-block marking if the block is erased. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles.

[Table 15] Bad Block Mark Information

Description	Density	Requirement
Minimum number of valid blocks (NVB)	4G	4016
Total available blocks per die	4G	4096
First spare area location		Byte 2048th
Bad-block mark		00h (use non FFh to Check)

3.5 Internal ECC

SPI NAND FLASH provides data protection by offering internal ECC. The ECC can be enabled by setting feature bit ECC_EN. The default ECC_EN is enabled (ECC_EN = 1) after power-up and reset. Users can perform the following command sequence to enable or disable the ECC_EN.

• Issue the SET FEATURES (1Fh) command;

• Set ECC_EN to 1 to enable ECC; set ECC_EN to 0 to disable ECC.

After the ECC is enabled and during a PROGRAM operation, the device calculate an ECC code on the 2K data in the cache and then write them into the NAND FLASH. During a READ operation, the device decodes the 2K data read out from the NAND FLASH with ECC, then write them in the cache, and show the decoding results in the ECCS1 and ECCS0. For the pages that have been erased but not programmed, the ECCS1 and ECCS0 will always be 0 during a READ operation no matter ECC_EN is 0 or 1.

[Table 16] ECC Protection and Spare Area

Min Byte Address	Max Byte Address	ECC Protected	Area	Size	Description
000h	1FFh	Yes	Main 0	512	User data 0
200h	3FFh	Yes	Main 1	512	User data 1
400h	5FFh	Yes	Main 2	512	User data 2
600h	7FFh	Yes	Main 3	512	User data 3
800h	802h	Yes	Spare 0	3	User meta data 0 I (800h is also for Bad Block Mark)
803h	80Bh	Yes	Spare 0	9	User meta 0 II
80Ch	80Fh	Yes		4	ECC for Meta 0 II & Meta 1 II
810h	812h	Yes	Spare 1	3	User meta data 1 I
813h	81Bh	Yes	Spare 1	9	User meta data 1 II
81Ch	81Fh	Yes		4	ECC for Meta 0 II & Meta 1 II
820h	822h	Yes	Spare 2	3	User meta data 2 I
823h	82Bh	Yes	Spare 2	9	User meta data 2 II
82Ch	82Fh	Yes		4	ECC for Meta 2 II & Meta 3 II
830h	832h	Yes	Spare 3	3	User meta data 3 I
833h	83Bh	Yes	Spare 3	9	User meta data 3 II
83Ch	83Fh	Yes		4	ECC for Meta 2 II & Meta 3 II
840h	87Fh	Yes	Internal ECC	64	ECC for Main(0~3) and Meta(0~3) I

Notes:
1 User Meta 0 II and User Meta 1 II are unified ECC encoding, (80Ch~80Fh)+(81Ch~81Fh) total 8byte are ECC code in this area;
   User Meta 2 II and User Meta 3 II are also unified ECC encoding, (82Ch~82Fh)+(83Ch~83Fh) total 8byte are ECC code in this area.
2 When enable ECC, the write-in data to ECC for Meta(0~3) II area will be ignored.
3 Whether ECC is enable or disable, internal ECC area is invisible and inaccessible.

3.6 Block Protection

[Table 17] Protection Register

Register	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Protection	A0h	BRWD	Reserved	BP2	BP1	BP0	INV	CMP	Reserved
-	-	Read&Write	-	Read&Write	Read&Write	Read&Write	Read&Write	Read&Write	Read&Write

• Issue GET FEATURES (0Fh) and SET FEATURES (1Fh) commands to read or set the Protection Register.
• SPI NAND provides write protection for all device or portion of the blocks, and all blocks are under the default write protection after power-up (BP2, BP1, BP0 = 1).
• When BRWD is 1 and $\overline{WP}$ is low, all protected bits cannot be altered by the SET FEATURES (1Fh) command.
• PROGRAM/ERASE command being issued to a locked block will lead to operation error (P_FAIL= 1/EFAIL= 1).
• Refer to below Table for the protected page address of the write protection bits (BP0, BP1, BP2 , INV, CMP) of different capacity (take the 64-page-per-block Flash as an example).

[Table 18] Block Lock Register Block Protect Bits (64 pages per block)

CMP	INV	BP2	BP1	BP0	Protected Rows
X	X	0	0	0	UNLOCK
X	X	1	1	1	LOCK
0	0	0	0	1	H 1/64
0	0	0	1	0	H 1/32
0	0	0	1	1	H 1/16
0	0	1	0	0	H 1/8
0	0	1	0	1	H 1/4
0	0	1	1	0	H 1/2
0	1	0	0	1	L 1/64
0	1	0	1	0	L 1/32
0	1	0	1	1	L 1/16
0	1	1	0	0	L 1/8
0	1	1	0	1	L 1/4
0	1	1	1	0	L 1/2
1	0	0	0	1	L 63/64
1	0	0	1	0	L 31/32
1	0	0	1	1	L 15/16
1	0	1	0	0	L 7/8
1	0	1	0	1	L 3/4
1	0	1	1	0	Block0
0	1	0	0	1	H 63/64
0	1	0	1	0	H 31/32
0	1	0	1	1	H 15/16
0	1	1	0	0	H 7/8
0	1	1	0	1	H 3/4
0	1	1	1	0	Block0

3.7 Block 0 Page 0 Automatically Loads to Cache

SPI NAND will automatically load the data in Block 0 Page 0 with ECC decode during power-up process. Data can be read out of the cache by using the READ FROM CACHE (03h/0Bh/3Bh/6Bh/BBh/EBh) command.
When the SPI NAND wake up from sleep mode it will also load the data in Block 0 Page 0 to the cache with ECC decode.

3.8 Power-up Sequence

At Power-up and Power-down, the device must not be selected (that is Chip Select (S) must follow the voltage applied on VCC) until VCC reaches the correct value:
• VCC(min) at Power-up, and then for a further delay of tVSL
• VSS at Power-down

To avoid data corruption and inadvertent write operations during Power-up, a Power On Reset (POR) circuit is included. The logic inside the device is held reset while VCC is less than the POR threshold value, VWI – all operations are disabled, and the device does not respond to any instruction.
Moreover, the device ignores all Write Enable (WREN), Page Program, Block Erase (BE), OTP Program instructions until a time delay of tPUW has elapsed after the moment that VCC rises above the VWI threshold. However, the correct operation of the device is not guaranteed if, by this time, VCC is still below VCC(min). No Write Status Register, Program or Erase instructions should be sent until the later of:
• tPUW after VCC passed the VWI threshold
• tVSL after VCC passed the VCC(min) level

If the delay, tVSL, has elapsed, after VCC has risen above VCC(min), the device can be selected for READ instructions even if the tPUW delay is not yet fully elapsed. At Power-up, the device is in the following state:
• The device is in the Standby mode (not the Deep Power-down mode).
• The Write Enable Latch (WEL) bit is reset.
• The Operation In Progress (OIP) bit is reset.

Normal precautions must be taken for supply rail decoupling, to stabilize the VCC feed. Each device in a system should have the VCC rail decoupled by a suitable capacitor close to the package pins. (Generally, this capacitor is of the order of 100 nF).
At Power-down, when VCC drops from the operating voltage, to below the Power On Reset (POR) threshold value, VWI, all operations are disabled and the device does not respond to any instruction. (The designer needs to be aware that if a Power-down occurs while a Write, Program or Erase cycle is in progress, some data corruption can result.)

Figure 11. Power up Timing Sequence

[Table 19] Power Up Timing and VWI Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	Vcc(min) to $\overline{CS}$ Low	1	-	ms
tPUW	Time Delay to Write Instruction	5	-	ms
VWI	Write Inhibit Voltage		2.5	V

Notes:
These parameters are characterized only.

4.0 Functional Description

4.1 Standard SPI

SPI NAND Flash supports four signal bus: Serial Clock (SCLK), Chip Select ($\overline{CS}$), Serial Data Input (SI) and Serial Data Output (SO).

4.2 Dual SPI

SPI NAND supports Dual SPI operation when using IO X2 and Dual IO instructions. When using Dual SPI instructions, the DI and DO pins become bidirectional IO (SIO0 AND SIO1) pins so that data are transferred at two times the rates of the standard SPI.

4.3 Quad SPI

SPI NAND supports Quad SPI operation when using IO X4 or Dual IO instructions. When using Quad SPI instructions, the DI, DO, $\overline{WP}$, $\overline{HOLD}$ pins become bidirectional IO (SIO0, SIO1, SIO2, SIO3) so that data are transferred four times the rate of the standard SPI.

4.4 Hold Mode

When the $\overline{HOLD}$ signal is low, the serial communications stop temporarily but the writing in the register, programming and erasing will continue.
To initiate a HOLD mode: $\overline{CS}$ is low. The HOLD mode will activate on the falling edge of the $\overline{HOLD}$ signal if the SCLK signal is already low.
To terminate HOLD mode: $\overline{CS}$ is low, and on the rising edge of the $\overline{HOLD}$ signal if the SCLK signal is already low.
During a HOLD mode, the SO is in high-impedance, and SI and SCLK are ignored.

 Figure 12. Hold Mode Sequence

4.5 Write Protection

SPI NAND provide write protection via both hardware and software. The $\overline{WP}$ prevents the bits (BP0, BP1, BP2 and INV, CMP) from being accidentally altered. If BRWD = 1 & $\overline{WP}$ = 0, the BP0, BP1, BP2 and INV, CMP bits will not be altered by any software.

4.6 Instructions

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data Input (SI) is sampled on the first rising edge of Serial Clock (SCLK) after Chip Select ($\overline{CS}$) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data input (SI), each bit being latched on the rising edges of Serial Clock (SCLK).

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.

[Table 20] Instruction Set

Command	Byte1	Byte2	Byte3	Byte4	Byte5	Byte N
Write Enable	06h					
Write Disable	04h					
Get Features	0Fh	A7-A0	(D7-D0)			Wrap
Set Feature	1Fh	A7-A0	(D7-D0)	dummy		
Page Read(to cache)	13h	A23-A16	A15-A8	A7-A0		
Read form Cache	03h/0Bh	A15-A8	A7-A0	dummy	(D7-D0)	Wrap
Read from Cache x 2	3Bh	A15-A8	A7-A0	dummy	(D7-D0)x2	Wrap
Read from Cache x 4	6Bh	A15-A8	A7-A0	dummy	(D7-D0)x4	Wrap
Read from Cache Dual IO	BBh	A15-A0	dummy	(D7-D0)x2		Wrap
Read from Cache Quad IO	EBh	A15-A0	(D7-D0)x4			Wrap
Read ID	9Fh	A7-A0	MID	DID		Wrap
Program Load	02h	A15-A8	A7-A0	(D7-D0)	Next byte	Byte N
Program Load x 4	32h	A15-A8	A7-A0	(D7-D0)x4	Next byte	Byte N
Program Execute	10h	A23-A16	A15-A8	A7-A0		
Program Load random data	84h	A15-A8	A7-A0	(D7-D0)	Next byte	Byte N
Program Load random data x 4	C4h/34h	A15-A8	A7-A0	(D7-D0)x4	Next byte	Byte N
Program Load random data Quad IO	72h	A15-A0	(D7-D0)x4	Next byte		Byte N
Block Erase	D8h	A23-A16	A15-A8	A7-A0		
Reset	FFh					

4.7 Software Reset

The RESET command (FFh) is used to put the memory device into a known condition and to abort the command sequence in progress.

READ, PROGRAM, and ERASE commands can be aborted while the device is in the busy state. Once the RESET command is issued to the device, it will take tPOR to reset. During this period, the GET FEATURE command could be issued to monitor the status (OIP).

The contents of the memory location being programmed or the block being erased are no longer valid. The first page data of the first block is auto-loaded to the cache register.

P_FAIL, E_FAIL, WEL, ECCS1, and ECCS0 will be reset after the Reset (FFh) command is received.

(Optional) The data of Block 0 Page 0 will be automatically loaded to cache after the RESET (FFh) command is received, and ECCS1 and ECCS0 will show BCH results.

The command sequence is described as follows.
• FFh (RESET)
• 0Fh (GET FEATURE)

Figure 13. Reset Sequence

Notes:
1. Users should use RESET (FFh) command and GET FEATURE (0Fh) command after power-up to confirm that the system is initialized (Block 0 Page 0 are loaded; the internal initialization finished). Otherwise, premature command accessing will lead to some unexpected results. If not to use the RESET (FFh) command, the device should not be operated until 5ms past power-up.
2. Users should use the GET FEATURE (0Fh) command after using the RESET (FFh) command to make sure that the interrupt operation is completed (OIP = 0) and finish the loading of Block 0 Page 0. Otherwise, it will result in some unexpected results.

4.8 Write Enable (WREN)

The Write Enable command (WREN) is used to enable WEL bit (set it to 1).The WEL bit must be set to 1 before using the following commands:
• Page program
• OTP program/OTP protection
• Block erase

Figure 14. Write Enable (WREN) Instruction Sequence

4.9 Write Disable (WRDI)

The Write Disable (WRDI) command is used to disable WEL(reset it to 0).

Figure 15. Write Disable (WRDI) Instruction Sequence

Notes:
WEL will be automatically cleared after receiving the RESET (FFh) command.

FLASH MEMORY

4.10 Feature Operation

4.10.1 Get Features (0Fh) & Set Features (1Fh)

• The GET FEATURES (0Fh) and SET FEATURES (1Fh) commands are used to monitor and alter the working status of SPI NAND FLASH.
• These commands use a 1-byte feature address to determine which feature is to be read or modified.
• The features in the feature byte B0h are all volatile except OTP_PRT bit.
• All registers have a default value after power-up (except the non-volatile bit).
• P_FAIL, E_FAIL, and WEL will be cleared after the RESET (FFh) command being executed, while other registers will not be impacted.
• The value of all reserved bits is 0 (even after being set to 1).

[Table 21] Feature Settings

Registers	Address	Data bits							
		7	6	5	4	3	2	1	0
Block Lock	A0h	BRWD	Reserved	BP2	BP1	BP0	INV	CMP	Reserved
Feature	B0h	OTP_PRT	OTP_EN	Reserved	ECC_EN	Reserved	Reserved	Reserved	QE
Status	C0h	Reserved	Reserved	ECCS1	ECCS0	P_Fail	E_Fail	WEL	OIP

* Notes :
1) If BRWD is enabled and $\overline{WP}$ is LOW, then the block lock register cannot be changed.
2) If QE is enabled, the quad IO operations can be executed.
3) All the reserved bits must be held low when the feature is set.
4) These registers are write/read type, except for Register of Status (C0h) is read only.

Figure 16. Get Feature Timing

* Notes :
The output would be updated by real-time, until $\overline{CS}$ is driven high.

Figure 17. Set Feature Timing

Notes:
The set features command supports a dummy byte mode after the data byte as well. The features in the feature byte B0h are all volatile except OTP_PRT bit.

## 4.11 Read Identification (9Fh)

The READ ID command is used to identify the SPI NAND FLASH and reads a two-byte table that includes the Manufacturer ID and Device ID.
Table 22 shows the address and description of the register.
• Manufacturer identification (one byte)
• Device identification (one byte)

[Table 22] Read Identification (RDID) Data-Out Sequence

Address	Value	Description
00h	9B	Manufacturer ID
01h	04	Device ID

Figure 18. Read identification (RDID) Instruction Sequence and Data-Out Sequence

4.12 Read Operation

It takes three steps to read data from the SPI NAND Flash:

1 Use PAGE READ (13h) command to load the data page to the Cache.

2 Use GET FEATURES (0Fh) command to check the status register (C0h). The OIP bit in status register will be HIGH until the loading operation is finished. Users may also read ECCS1 and ECCS0 to check if the data acquired is correct if ECC_EN is enabled.

3 Use READ FROM CACHE (03h/0Bh/3Bh/6Bh/BBh/EBh) command to read the data page from the Cache. The address (16 bits) of the READ FROM CACHE command contains 4-bit wrap address to indicate three kinds of wrap modes and 12-bit column address to designate the starting byte address of cache.

The starting byte address must be within 0 to 2175 after the end of the cache register is reached, the data wraps around the beginning boundary automatically until $\overline{CS}$ is pulled high to terminate this operation.

Read From Cache   **Page Read**

Step2   Cache   Step1   NAND Flash

Figure 19. Page Read Operations Diagram

[Table 23] Wrap configure bit table

| Wrap<3>	Wrap<2>	Wrap<1>	Wrap<0>	Wrap Length (Byte)
0	0	X	X	2176
0	1	X	X	2048
1	0	X	X	64
1	1	X	X	16

4.12.1 Page Read to Cache (13h)

The PAGE READ (13h) command is used for NAND FLASH to read data and load them to the Cache (If ECC_EN is enabled, the data will be decoded in BCH before being loaded to the Cache). The address should be 24-bit, and the length of the Page / Block address depends on the specifications of the Flash. After successfully mapping, SPI NAND FLASH will load the corresponding NAND FLASH data to the Cache. tRD represents the load time. In this process, users may use GET FEATURE (0Fh) command to check the OIP ("OIP = 0" means the loading operation is finished). Then, use the READ FROM CACHE (03h/0Bh/3Bh/6Bh/BBh/EBh) command to read the data from the Cache.

Figure 20. Page Read to Cache Sequence Diagram

4.12.2 Read From Cache (03h or 0Bh)

Figure 21. Read From Cache (03h or 0Bh)

4.12.3 Read From Cache x2 (3Bh)

Figure 22. Read From Cache x2

4.12.4 Read From Cache x4 (6Bh)

The QE bit must be set to 1 before using the Read From Cache x4 command

Figure 23. Read From Cache x4

4.12.5 Read From Cache Dual I/O (BBh)

The Read From Cache Dual I/O demand (BBh) is similar to Read From Cache x2 command (3Bh), but the address fields (wrap<3:0> A11-0) are transmitted by SIO0 and SIO1.

Figure 24. Read From Cache Dual I/O

4.12.6 Read From Cache Quad I/O (EBh)

The Read From Cache Quad IO command (EBh) is similar to Read From Cache x4 command (6Bh), but the address fields (wrap<3:0> A11-0) are transmitted by SIO0, SIO1, SIO2 and SIO3. Before using this command, the QE bit must be set to 1

Figure 25. Read From Cache Quad I/O

4.13 Page Program Operations

Figure 26. Page Program Operations Diagram

It takes four steps to write data to the SPI NAND Flash:
1. Use the PROGRAM LOAD (02h/32h) command or PROGRAM LOAD RANDOM DATA (84h/C4h/34h/72h) command to load the data page to the Cache;
2. WRITE ENABLE (06h);
3. Use the PROGRAM EXECUTE (10h) command to program the data page into the NAND FLASH.
4. Use the GET FEATURES (0Fh) command to check the status register (C0h) until the program operation is accomplished (OIP = 0). Check P_FAIL to make sure if the program operation is successful or not("P_FAIL= 0" means success).

According to different program requirements, the specific commands sequence used are as follows

4.13.1 Page Load & Page Program

The PROGRAM LOAD is used to program 1-to-2176-byte data into the NAND FLASH and the commands sequence are as follows:
 • 02h (PROGRAM LOAD) /32h (PROGRAM LOAD x4)
 • 06h (WRITE ENABLE)
 • 10h (PROGRAM EXECUTE)
 • 0Fh (GET FEATURE)
The address of the PROGRAM LOAD (02h/32h) command contains 4 dummy bits and 12-bit column address. It is used to load data into the Cache. If more than 2176 bytes are loaded, the additional bytes will be ignored. Issue the WRITE ENABLE (06h) command to set WEL to 1. If WEL = 0, the subsequent program operation will be ignored and P_FAIL=0. Then use the PROGRAM EXECUTE (10h) command to write the data in the Cache into the NAND FLASH. Use GET FEATURE (0Fh) command to check the program result. "OIP = 0" means the program operation is completed, and "P_FAIL= 0" means the operation is successful. If P_FAIL=1, the program operation fails and the user can refer to the description of P_FAIL in the status register for detailed causes.

4.13.2 Internal data Move & Page Program

PROGRAM LOAD RANDOM DATA is used to alter portion or all of the data in the cache. Similar to the "Copy back" operation in NAND FLASH, the command sequence used are as follows:
 • 13h (PAGE READ to cache)
 • 84h/C4h/ 34h (PROGRAM LOAD RANDOM DATA)
 • 06h (WRITE ENABLE)
 • 10h (PROGRAM EXECUTE)
 • 0Fh (GET FEATURE)
Issue a PAGE READ (13h) command to read out the NAND FLASH page data that need altering into the cache and then issue a PROGRAM LOAD RANDOM DATA (84h/C4h/72h) command to update bytes of data in the page. Use WRITE ENABLE (06h) demand to set WEL to 1 and enable write. If WEL = 0, the subsequent programming will be ignored. Then issue a PROGRAM EXECUTE (10h) command to program the data in the Cache into the NAND FLASH. Use a GET FEATURE (0Fh) command to check the program result. "OIP = 0" means the program operation is completed, and "P_FAIL= 0" means the program is successful. If P_FAIL=1, the program fails and users can refer to the description of P_FAIL in the status register for detailed causes.

4.13.3 Program Execute (PE) (10h)

PROGRAM EXECUTE (10h) is used to program the data from the cache into the NAND FLASH. The address should be 24-bit, and the length of the Page / Block address depends on the specifications of the Flash. After successfully mapping, the data in the cache begin to program. tRD means the transferring time. In this process, users may use the GET FEATURE (0Fh) command to check the OIP ("OIP = 0" means the operation is finished).

Data should be loaded into the cache before using the PROGRAM EXECUTE (10h) command, and there are two ways to load cache data: Program Load and Program Load Random Data.

Figure 27. Program Execute Sequence Diagram

4.13.4 Program Load(PL) (02h)

The PROGRAM LOAD (02h) command address contains 4 dummy bits and 12-bit column address. The 12-bit column address is used to locate the starting byte address. If more than 2176 bytes are loaded, the additional bytes will be ignored. The $\overline{CS}$ should not be set to high during the data transfer process or the transfer process will be forced to terminate.

Figure 28. Program Load Sequence Diagram

4.13.5 Program Load x4 (PL x4) (32h)

The PROGRAM LOAD x4 (32h) command address contains 4 dummy bits and 12-bit column address. The 12-bit column address is used to locate the starting byte address. The QE bit must be set to 1 before using the Program Load x4 command. If more than 2176 bytes are loaded, the additional bytes will be ignored. The $\overline{CS}$ should not be set to high during the transfer process or the transfer process will be forced to terminate.

Figure 29. Program Load x4 Sequence Diagram

4.13.6 Program Load Random Data (84h)

The PROGRAM LOAD RANDOM DATA (84h) command contains 4 dummy bits and 12-bit column address. The 12-bit column address is used to locate the starting byte address. If more than 2176 bytes are loaded, the additional bytes will be ignored. The $\overline{CS}$ should not be set to high during the transfer process or the transfer process will be forced to terminate.

Figure 30. Program Load Random Data Sequence Diagram

4.13.7 Program Load Random data x4 (C4h/34h)

The PROGRAM LOAD RANDOM DATA x4 (C4h/34h) command contains 4 dummy bits and 12-bit column address. The 12-bit column address is used to locate the starting byte address. If more than 2176 bytes are loaded, the additional bytes will be ignored. The $\overline{CS}$ should not be set to high during the transfer process or the transfer process will be forced to terminate. The QE bit must be set to 1 before using the command.

**Figure 31. Program Load Random Data x4 Sequence Diagram**

4.13.8 Program Load Random data Quad I/O (72h)

The Program Load Random Data Quad IO (EBh) command is similar to the PROGRAM LOAD RANDOM DATA x4(C4h/34h) command, but the address fields (dummy<3:0> A11-0) are transmitted by SIO0, SIO1, SIO2, and SIO3. The QE must be set to 1 before using the command. If more than 2176 bytes are loaded, the additional bytes will be ignored. The $\overline{CS}$ should not be set to high during the transfer process or the transfer process will be forced to terminate

Figure 32. Program Load Random Data Quad IO Sequence Diagram

4.14 Erase Operations

4.14.1 Block Erase (D8h)

The BLOCK ERASE (D8h) command is used to erase the NAND FLASH block. The address of this command is 24-bit, and the length of the Page / Block address depends on the specifications of the Flash. After successfully mapping, the erase operation begins. tERS means the busy time of erase process. In this process, users may issue a GET FEATURE (0Fh) command to check the OIP and monitor the erase results. "OIP = 0" means the erase operation is finished, and "E_FAIL= 0" means the operation is successful. If E_FAIL = 1, the operation fails and users can refer to the description of P_FAIL in the status register for detailed causes.

While a BLOCK ERASE (D8h) command is in progress (OIP = 1), users can use a READ FROM CACHE command (03h/0Bh/3Bh/6Bh/BBh/EBh) to read the cache or use a PROGRAM LOAD command (02h/32h/84h/C4h/34h/72h) to write the cache. The commands sequence is as follows:

• 06h (WRITE ENABLE)
• D8h (BLOCK ERASE)
• 0Fh (GET FEATURE)

Figure 33. Block Erase Sequence Diagram

5.0 Package Dimension

5.1 8-PAD LGA (8x6mm)

Bottom View

6-Ø0.5 GND

#8 Vcc   #1 CS

#7 HOLD   #2 DO

#6 CLK   #3 WP

#5 DI   #4 GND

6±0.1

@1.27x3=3.81

1.27

8-0.4

2.65

8-0.75

6.3

8±0.1

0.1 C

Seating Plane

C

0.7±0.1

Side View

A1 Corner Index Area

Top View

NETSOL