

1Gb A-die NAND Flash

Single-Level-Cell (1bit/Cell)

datasheet

NETSOL Co., Ltd. RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of NETSOL Co., Ltd. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or other wise.

For updates or additional information about NETSOL products, contact your nearest NETSOL office. All brand names, trademarks and registered trademarks belong to their respective owners.

NETSOL Co., Ltd. All rights reserved.

Revision History

Revision No. <u>History</u> <u>Draft Date</u> <u>Remark</u>

1.0 Final version release Aug. 2018 Final



Table Of Contents

1.0 <u>INTRODUCTION</u>	4
1.1 General Description	4
1.2 Features	
1.3 Product List	
1.4 Package	
1.4.1 Pin Configuration (48 TSOP1)	
1.4.2 Package Dimensions (48 TSOP1)	
1.5 Pin Descriptions	
1.6 Block Diagram	
1.7 Memory Array Organization	
2.0 PRODUCT INTRODUCTION	
2.1 Valid Block	
2.2 Absolute Maximum DC Ratings	
2.3 Recommended Operating Conditions	
2.4 DC Operating Characteristics	
2.5 Input / Output Capacitance	
2.6 AC Test Conditions	
2.7 Read / Program / Erase Characteristics	
2.8 AC Timing Parameters Table	
3.0 NAND FLASH TECHNICAL NOTES	
3.1 Initial Invalid Block(s)	
3.2 Identifying Initial Invalid Block(s)	
3.3 Error in Write or Read Operation	
3.4 Addressing for Program Operation	
3.5 System Interface Using CE don't-care	
4.0 <u>DEVICE OPERATION</u>	
4.1 Power Up Sequence	
4.2 Mode Selection	
4.3 Page Read Operation	
4.4 Page Program Operation	
4.5 Copy-Back Program Operation	
4.6 Block Erase Operation	
4.7 Read Status Register	
4.8 Read ID	
4.8.1 00h Address ID Definition	22
4.8.2 Onh Address ID Cycle	22
4.9 Reset Operation	23
4.10 Ready / Busy	24
5.0 TIMING DIAGRAM	
5.1 General Timing	
5.1.1 Command Latch Cycle	
5.1.2 Address Latch Cycle	
5.1.3 Input Data Latch Cycle	
5.1.4 Serial Access Cycle after Read	
5.2 Read Status Cycle	
5.3 Read Operation	
5.4 Read Operation (Intercepted by CE)	
5.5 Random Data Output In a Page Operation	
5.6 Page Program Operation	
5.7 Page Program Operation with Random Data Input Operation	
5.8 Copy-Back Program Operation with Random Data Input Operation 5.8 Copy-Back Program Operation with Random Data Input Operation	
5.9 Block Erase Operation	
5.10 Read ID Operation	
5.11 Reset Operation	
5.12 Write Protection Operation	32

1.0 INTRODUCTION

1.1 General Description

S8F1G08U0A is a 1G-bit NAND Flash Memory with spare 32M-bit. The device is offered in 3.3V V_{CC} . Its NAND cell provides the most cost-effective solution for the solid state application market. A program operation can be performed in typical 200 μ s on the (2K+64)Byte page and an erase operation can be performed in typical 2ms on a (128K+4K)Byte block. Data in the data register can be read out at 25ns cycle time per Byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. The write operations can be locked using \overline{WP} input pin.

The output pin R/\overline{B} (open drain buffer) signals the status of the device during each operation. In a system with multiple memories the R/\overline{B} pins can be connected all together to provide a global status signal.

1.2 Features

Voltage Supply

- V_{CC}: 3.3V (2.7V ~ 3.6V)

NAND Interface

- Command/Address/Data Multiplexed I/O Port

- X8 I/O Bus

Organization

- Memory Cell Array : (128M + 4M) x 8bit
- Page Size : (2K + 64)Byte
- Data Register : (2K + 64)Byte

• Automatic Program and Erase

- Page Program : (2K + 64)Byte - Block Erase : (128K + 4K)Byte

• Page Read Operation

- Random Read : 25µs(Max.) - Serial Access : 25ns(Min.)

• Fast Write Cycle Time

- Page Program time : 200μs(Typ.)- Block Erase Time : 2ms(Typ.)

• Copy Back Program

- Fast data copy without external buffering

- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Data Retention
- 100K Program / Erase Cycles (With 1bit/528byte ECC)
- Data Retention : 10 years

• Package :

- S8F1G08U0A-Yx¹⁾B0 : Pb-Free Package : 48 - Pin TSOP1 (12 x 20 x 1.2 mm)

NOTE:

1) C : Commercial

1.3 Product List


Part Number	Density Organization		V _{CC} Range	PKG Type	
S8F1G08U0A-Y	1Gb	x8	2.7V ~ 3.6V	48 TSOP1	



1.4 Package


1.4.1 Pin Configuration (48 TSOP1)

S8F1G08U0A-YxB0



1.4.2 Package Dimensions (48 TSOP1)

48-PIN LEAD/LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)





FLASH MEMORY

1.5 Pin Descriptions

[Table 1] Pin Descriptions

Pin Name	Pin Function
I/O0 ~ I/O7	DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of WE with ALE high.
CE	CHIP ENABLE The CE input is the device selection control. When the device is in the Busy state, CE high is ignored, and the device does not return to standby mode in program or erase operation. Regarding CE control during read operation, refer to 'Page Read' section of device operation.
RE	READ ENABLE The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one.
WE	WRITE ENABLE The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
₩P	WRITE PROTECT The WP pin, when Low, provides an Hardware protection against undesired modify (program / erase) operations.
R/B	READY/BUSY OUTPUT The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
VCC	POWER V _{CC} is the power supply for device.
VSS	GROUND
N/C	NO CONNECTION

NOTE:

- 1) A 0.1uF capacitor should be connected between the Vcc Supply Voltage pin and the Vss Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.
- 2) Connect all Vcc and Vss pins of each device to common power supply outputs. Do not leave Vcc or Vss disconnected.



1.6 Block Diagram




Figure 1. S8F1G08U0A Functional Block Diagram

1.7 Memory Array Organization




Figure 2. S8F1G08U0A Array Organization

	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	
1st Cycle	A ₀	A 1	A2	Аз	A4	A 5	A ₆	A7	Oakses Address
2nd Cycle	A8	A 9	A10	A11	*L	*L	*L	*L	Column Address
3rd Cycle	A12	A13	A14	A15	A16	A17	A18	A 19	Pow Address
4th Cycle	A20	A21	A22	A23	A24	A25	A26	A27	Row Address

NOTE:

- 1. *L must be set to "Low"
- 2. A0 A11: Column Address in the page
- 3. A12 A17: Page Address in the block
 - A18 A27 : Block Address
- 4. The device ignores any additional input of address cycles than required.



2.0 PRODUCT INTRODUCTION

NAND Flash Memory has addresses multiplexed into 8 I/Os. This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing \overline{WE} to low while \overline{CE} is low. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc. require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution. Page Read and Page Program need the same four address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 2 defines the specific commands of the S8F1G08U0A.

[Table 2] Command Sets

Function	1st Cycle	2nd Cycle	Acceptable Command during Busy
Read	00h	30h	
Read for Copy Back	00h	35h	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Copy Back Program	85h	10h	
Block Erase	60h	D0h	
Random Data Input	85h	-	
Random Data Output	05h	E0h	
Read Status Register	70h	-	0

Caution:

Any undefined command inputs are prohibited except for above command set of Table 2.



2.1 Valid Block

[Table 3] The Number of Valid Block

Parameter	Symbol	Min	Тур.	Max	Unit
Valid Block Number	Nvв	1,004	-	1,024	Blocks

NOTE:

- 1) The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used.
 - The number of valid blocks is presented with both cases of invalid blocks considered.
 - Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks.
 - Refer to the attached technical notes for a appropriate management of invalid blocks.
- 2) The 1 st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.

 3) Minimum 1,004 valid blocks are guaranteed for each contiguous 128Mb memory space.

2.2 Absolute Maximum DC Ratings

[Table 4] Absolute Maximum Ratings

Paran	neter	Symbol	Rating	Unit
Commercial		T _A	0 to 70	°C
Operating Temperature	Industrial	T _A	-40 to 85	°C
Voltage on any pin relative to V _{SS}		V _{CC}	-0.6 to + 4.6	
		V _{IN}	-0.6 to + 4.6	V
		V _{I/O}	-0.6 to VCC + 0.3 (<4.6V)	
Temperature Under Bias		T _{BIAS}	-50 to +125	°C
Storage Temperature		T _{STG}	-65 to +150	°C
Short Circuit Current		I _{OS}	5	mA

NOTE:

- 1) Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is V_{CC}+0.3V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.
- 2) Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2.3 Recommended Operating Conditions

[Table 5] Recommended Operating Conditions

Parameter	Symbol		Unit			
	Symbol	Min	Тур.	Max	Unit	
Power Sup	oly Voltage	V _{CC}	2.7	3.3	3.6	V
Ground Sup	ply Voltage	V _{SS}	0	0	0	V

Voltage reference to GND.



2.4 DC Operating Characteristics

[Table 6] DC & Operating Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Page Read Access Operation Current	I _{CC1}	tRC=42ns, CE =V _{IL} , I _{OUT} =0mA				
Program Operation Current	I _{CC2}	-	-	15	30	mA
Erase Operation Current	I _{CC3}	-				
Stand-by Current (TTL)	I _{SB1}	CE=V _{IH} , WP=0V/V _{CC}	-	-	1	
Stand-by Current (CMOS)	I _{SB2}	CE=V _{CC} -0.2, WP=0V/V _{CC}	-	10	50	
Input Leakage Current	ILI	V _{IN} =0 to V _{CC} (max)	-	-	±10	μА
Output Leakage Current	I _{LO}	V _{OUT} =0 to V _{CC} (max)	-	-	±10	
Input High Voltage	VIH ¹⁾	-	0.8xV _{CC}	-	V _{CC} +0.3	
Input Low Voltage, All inputs	V _{IL} 1)	-	-0.3	-	0.2xV _{CC}	V
Output High Voltage Level	V _{OH}	I _{OH} =-400μA	2.4	-	-	7 V
Output Low Voltage Level	V _{OL}	I _{OL} =2.1mA	-	-	0.4	
Output Low Current (R/B)	$I_{OL}(R/\overline{B})$	V _{OL} =0.4V	8	10	-	mA

NOTE :

2.5 Input / Output Capacitance ($T_A=25$ °C, $V_{CC}=3.3V$, f=1.0Mhz)

[Table 7] Input / Output Capacitance

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{IL} =0V	-	10	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	10	pF

NOTE:

Capacitance is sampled and not 100% tested.

2.6 AC Test Condition

[Table 8] AC Test Condition

Parameter	S8F1G08U0A				
Input Pulse Levels	0V to V _{CC}				
Input Rise and Fall Times	5ns				
Input and Output Timing Levels	V _{CC} /2				
Output Load	1 TTL GATE and C _L =50pF				



¹⁾ V_{IL} can undershoot to -0.4V and V_{IH} can overshoot to V_{CC} +0.4V for durations of 20ns or less.

²⁾ Typical value is measured at $\rm V_{CC}\!\!=\!\!3.3V,\,T_{A}\!\!=\!\!25^{\circ}C.$ Not 100% tested.

2.7 Read / Program / Erase Characteristics

[Table 9] NAND Read / Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Data Transfer from Cell to Register	tr	-	-	25	μS
Program Time	tPROG	-	200	700	μS
Number of Partial Program Cycles	Nop	-	-	4	cycle
Block Erase Time	tBERS	-	2	3	ms

- 1) Typical Program time is defined as the time within which more than 50% of the whole pages are programmed at Vcc of 3.3V and 25°C. 2) Typical value is measured at Vcc=3.3V, T_A=25°C. Not 100% tested.

2.8 AC Timing Parameters Table

[Table 10] AC Timing Characteristics

Parameter	Symbol	Min	Max	Unit
CLE Setup Time	tcls	12	-	ns
CLE Hold Time	tclh	5	-	ns
CE Setup Time	tcs	20	-	ns
CE Hold Time	tсн	5	-	ns
WE Pulse Width	twP1)	12	-	ns
ALE Setup Time	tals	12	-	ns
ALE Hold Time	talh	5	-	ns
Data Setup Time	tos	12	-	ns
Data Hold Time	tDH	5	-	ns
Write Cycle Time	twc	25	-	ns
WE High Hold Time	twн	10	-	ns
Address to Data Loading Time	tADL	100	-	ns
ALE to RE Delay	tar	10	-	ns
CLE to RE Delay	tclr	10	-	ns
Ready to RE Low	trr	20	-	ns
RE Pulse Width	trp	15	-	ns
WE High to Busy	twB	-	100	ns
Read Cycle Time	trc	25	-	ns
RE Access Time	trea	-	20	ns
CE Access Time	tCEA	-	25	ns
RE High to Output Hi-Z	trhz	-	100	ns
CE High to Output Hi-Z	tcHz	-	30	ns
CE High to ALE or CLE Don't Care	tcsp	0	-	ns
RE High to Output Hold	trhoh	15	-	ns
RE Low to Output Hold	trloh	5	-	ns
CE High to Output Hold	tсон	15	-	ns
RE High Hold Time	treh	15	-	ns
Output Hi-Z to RE Low	tır	0	-	ns
RE High to WE Low	trhw	100	-	ns
WE High to RE Low	twhr	60	-	ns
Write Protection Time	tww	100	-	ns
Device Resetting Time (Read/Program/Erase)	trst	-	5/10/500 ³⁾	μs

- 1) The transition of the corresponding control pins must occur only once while \overline{WE} is held low.
- 2) tADL is the time from the $\overline{\text{WE}}$ rising edge of final address cycle to the $\overline{\text{WE}}$ rising edge of first data cycle.
- 3) If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5µs.



3.0 NAND FLASH TECHNICAL NOTES

3.1 Initial Invalid Block(s)

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by Netsol. The information regarding the initial invalid block(s) is called the initial invalid block information. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.

3.2 Identifying Initial Invalid Block(s)

All device locations are erased(FFh) except locations where the initial invalid block(s) information is written prior to shipping. The initial invalid block(s) status is defined by the 1st byte in the spare area. Netsol makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the first byte of spare area on the 1st or 2nd page. Since the initial invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the initial invalid block(s) based on the initial invalid block information and create the initial invalid block table via the following suggested flow chart(Figure 3).




Figure 3. Flow Chart to Create Initial Invalid Block Table



3.3 Error in Write or Read Operation


Within its life time, additional invalid blocks may develop with NAND Flash memory. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block.

[Table 11] Failure Cases

Failure Mode		Detection and Countermeasure Sequence
Write	Erase Failure	Read Status after Erase> Block Replacement
vviite	Program Failure	Read Status after Program> Block Replacement
Read	Single bit Failure	Verify ECC -> ECC Correction

NOTE:

Program Flow Chart



* : If program operation results in an error, map out the block including the page in error and copy the target data to another block.




¹⁾ Error Correcting Code \rightarrow Hamming Code etc. (Example : 1bit Correction & 2bits detection)

Erase Flow Chart Read Flow Chart Start Start Command 60h Command 00h Write Block Address Write Address Write D0h Write 30h **Read Status Register Read Data ECC Generation** No 1/06=1? or R/B=1 ? No **Reclaim the Error** Verify ECC * No 1/00=0 ? **Erase Error** Yes **Page Read Completed** Yes **Erase Completed**

* : If erase operation results in an error, map out the failing block and replace it with another block.

Block Replacement



- 1. When an error happens in the nth page of the Block 'A' during erase or program operation.
- 2. Copy the data in the 1st ~ (n-1)th page to the same location of another free block. (Block 'B')
- 3. Then, copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block 'B'.
- 4. Do not erase or program to Block 'A' by creating an 'invalid block' table or other appropriate scheme.


Figure 4. Flow Chart




3.4 Addressing for Program Operation

Within a block, the pages must be programmed consecutively from the LSB(least significant bit) page of the block to the MSB(most significant bit) pages of the block. Random page address programming is prohibited.

In this case, the definition of LSB page is the LSB among the pages to be programmed. Therefore, LSB doesn't need to be page 0.





3.5 System Interface Using CE don't-care

For an easier system interface, $\overline{\text{CE}}$ may be inactive during the data-loading or sequential data-reading as shown below. The internal 2,112byte data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating $\overline{\text{CE}}$ during the data-loading and reading would provide significant savings in power consumption.




Figure 6. Read Operation with $\overline{\text{CE}}$ don't care.



4.0 DEVICE OPERATION

4.1 Power Up Sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2.5V. \overline{WP} pin provides hardware protection and is recommended to be kept at V_{IL} during power-up and power down. A recovery time of minimum 100us is required before internal circuit gets ready for any command sequences as shown in Figure 7. The two command sequence for program / erase provides additional software protection.




Figure 7. AC Waveforms for Power Transition

NOTE:

1) During the initialization, the device consumes a maximum current of 30mA(ICC1)

4.2 Mode Selection

[Table 12] Mode Selection

CLE	ALE	CE	WE	RE	WP	Mode		
Н	L	L		Н	X	Read Mode	Command Input	
L	Н	L		Н	X	Read Mode	Address Input(4cycles)	
Н	L	L		Н	Н	Write Mode	Command Input	
L	Н	L		Н	Н	vviite iviode	Address Input(4cycles)	
L	L	L		Н	Н	Data Input		
L	L	L	Н		Х	Data Output (on going)		
Х	Χ	X	X	Н	X	During Read(Busy)		
Х	X	X	X	X	Н	During Program(Busy)		
Х	X	X	X	X	Н	During Erase(Busy)		
Х	X ¹⁾	X	Х	Х	L	Write Protect		
X	Х	Н	Х	X	0V/V _{CC} ²⁾	Stand-by		

NOTE:



 ¹⁾ X can be V_{IL} or V_{IH}.
 2) WP should be biased to CMOS high or CMOS low for standby.

4.3 Page Read Operation

Page read is initiated by writing 00h-30h to the command register along with four address cycles. After initial power up, 00h command is latched. Therefore only four address cycles and 30h command initiates that operation after initial power up. The 2,112 bytes of data within the selected page are transferred to the data registers in less than $25\mu s(tR)$. The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 25ns cycle time by sequentially pulsing \overline{RE} . The repetitive high to low transitions of the \overline{RE} clock make the device output the data starting from the selected column address up to the last column address.

The device may output random data in a page instead of the consecutive sequential data by writing random data output command. The column address of next data, which is going to be out, may be changed to the address which follows random data output command. Random data output can be operated multiple times regardless of how many times it is done in a page.




Figure 8. Page Read Sequence




Figure 9. Page Read with Random Data Output Sequence



4.4 Page Program Operation

The device is programmed basically on a page basis, and each page shall be programmed only once before being erased. , but it does allow multiple partial page programming of a byte or consecutive bytes up to 2,112 byte, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 4 for a single page. The addressing may be done in sequential order in a block. A page program cycle consists of a serial data loading period in which up to 2,112bytes of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. The serial data loading period begins by inputting the Serial Data Input command (80h), followed by the four cycle address inputs and then serial data loading. The words other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address for the next data, which will be entered, may be changed to the address which follows random data input command(85h). Random data input may be operated multiple times regardless of how many times it is done in a page. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the status bit SR[I/O 6]. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit SR[I/O 0] may be checked(Figure 10 and 11). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.




Figure 10. Page Program Sequence




Figure 11. Program Operation with Random Data Input Sequence



FLASH MEMORY

4.5 Copy-Back Program Operation

Copy-Back program with Read for Copy-Back is configured to quickly and efficiently rewrite data stored in one page. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly assigned free block. Copy-Back operation is a sequential execution of Read for Copy-Back and of copy-back program with the destination page address. A read operation with "35h" command and the address of the source page moves the whole 2,112-byte data into the internal data buffer. A bit error is checked by sequential reading the data output. In the case where there is no bit error, the data do not need to be reloaded. Therefore Copy-Back program operation is initiated by issuing Page-Copy Data Input command (85h) with destination page address. Actual programming operation begins after Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or SR[I/O 6]. When the Copy-Back Program is complete, the Write Status Bit SR[I/O 0] may be checked(Figure 12 and 13). The command register remains in Read Status command mode until another valid command is written to the command register. During copy-back program, data modification is possible using random data input command (85h).




Figure 12. Copy-Back Read with Optional Data Readout




Figure 13. Copy-Back Program with Random Data Input Sequence



4.6 Block Erase Operation

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A₁₈ to A₂₇ is valid while A₁₂ to A₁₇ is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of $\overline{\text{WE}}$ after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit SR[I/O 0] may be checked.




Figure 14. Block Erase Sequence

4.7 Read Status Register

The device contains a Status Register which may be read to find out whether read program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/ O pins on the falling edge of \overline{CE} or \overline{RE} , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple mem- ory connections even when R/\overline{B} pins are common-wired. \overline{RE} or \overline{CE} does not need to be toggled for updated status. Refer to Table 13 for specific Status Register definitions. The command register remains in Read Status mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command(00h) should be given before starting read cycles.




Figure 15. Read Status Register Sequence

[Table 13] Status Register Definition for 70h Command

SR bit	Page Program	Block Erase	Read	Cache Read	Definition
I/O 0	Pass / Fail	Pass / Fail	Not use	Not use	Pass : "0" Fail : "1"
I/O 1	Not use	Not use	Not use	Not use	Don't -cared
I/O 2	Not use	Not use	Not use	Not use	Don't -cared
I/O 3	Not use	Not use	Not use	Not use	Don't -cared
I/O 4	Not Use	Not Use	Not Use	Not Use	Don't -cared
I/O 5	Not Use	Not Use	Not Use	Not Use	Don't -cared
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0" Ready : "1"
I/O 7	Write Protect	Write Protect	Write Protect	Not Use	Protected: "0" Not Protected: "1"



4.8 Read ID

4.8.1 00h Address ID Definition

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Four read cycles sequentially output the manufacturer code(9Bh), and the device code and 3rd, 4th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 16 shows the operation sequence.




Figure 16. Read ID Sequence

4.8.2 00h Address ID Cycle

[Table 14] 00h Address ID cycle

Device	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle
S8F1G08U0A	9Bh	F1h	00h	1Dh

[Table 15] 00 Address ID Definition Table

	Description
1 st Byte	Manufacturer Code
2 nd Byte	Device Code
3 rd Byte	Internal Chip Number, Cell Type, Number of Simultaneously Programmed Pages, Etc
4 th Byte	Page Size, Spare Size, Block Size, Organization, Serial Access Minimum

[Table 16] 3rd ID Data

	Description	1/07	1/06	I/O5	I/O4	I/O3	1/02	I/O1	I/O0
	1							0	0
Internal Chin Number	2							0	1
Internal Chip Number	4							1	0
	8							1	1
	2 Level Cell					0	0		
Coll Tyme	4 Level Cell					0	1		
Cell Type	8 Level Cell					1	0		
	16 Level Cell					1	1		
	1			0	0				
Number of Simultaneously	2			0	1				
Programmed Pages	4			1	0				
	8			1	1				
Interleave Program	Not Support		0						
Between multiple chips	Support		1						
Cooks Drogram	Not Support	0							
Cache Program	Support	1							



[Table 17] 4th ID Data

	Description	1/07	I/O6	1/05	I/O4	I/O3	1/02	I/O1	1/00
	1KB							0	0
Page Size	2KB							0	1
(without spare area)	4KB							1	0
	8KB							1	1
Spare Area Size	8						0		
(byte/512bytes)	16						1		
	64KB			0	0				
Block Size	128KB			0	1				
(without spare area)	256KB			1	0				
	512KB			1	1				
Organization	X8		0						
Organization	X16		1						
	45ns	0				0			
Operiol Assess Africances	25ns	0				1			
Serial Access Minimum	Reserved	1				0			
	Reserved	1				1			

4.9 Reset Operation

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when $\overline{\text{WP}}$ is high. If the device is already in reset state a new reset command will be accepted by the command register. The R/ $\overline{\text{B}}$ pin changes to low for tRST after the Reset command is written. Refer to Figure 17 below




Figure 17. Reset Sequence

[Table 18] Device Status

	After Power-up	After Reset
Operation mode	00h Command is latched	Waiting for next command



4.10 Ready/Busy

The device has a R/\overline{B} output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/\overline{B} pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/\overline{B} outputs to be Or-tied. Because pull-up resistor value is related to $tr(R/\overline{B})$ and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(.Figure 18). Its value can be determined by the following guidance.





Figure 18. Rp vs tr, tf & Rp vs Ibusy



Rp value guidance

$$Rp(min, 3.3V part) = \frac{V_{CC}(Max.) - V_{OL}(Max.)}{IOL + \Sigma IL} = \frac{3.2V}{8mA + \Sigma IL}$$


where IL is the sum of the input currents of all devices tied to the R/ \overline{B} pin. Rp(max) is determined by maximum permissible limit of tr




5.0 TIMING DIAGRAM

5.1 General Timing

5.1.1 Command Latch Cycle




5.1.2 Address Latch Cycle







5.1.3 Input Data Latch Cycle



5.1.4 Serial Access Cycle after Read





NOTE:

- note:

 1)Transition is measured at ±200mV from steady state voltage with load.


 This parameter is sampled and not 100% tested.

 2) tRHOH starts to be valid when frequency is lower than 33Mhz.


 3) tRLOH is valid when frequency is higher than 33MHz



5.2 Read Status Cycle




5.3 Read Operation






5.4 Read Operation (Intercepted by CE)




5.5 Random Data Output In a Page Operation





5.6 Page Program Operation





NOTE:

tADL is the time from the $\overline{\text{WE}}$ rising edge of final address cycle to the $\overline{\text{WE}}$ rising edge of first data cycle.




5.7 Page Program Operation with Random Data Input Operation







5.8 Copy-Back Program Operation with Random Data Input Operation




NOTE:


1) tADL is the time from the $\overline{\text{WE}}$ rising edge of final address cycle to the $\overline{\text{WE}}$ rising edge of first data cycle.



5.9 Block Erase Operation




5.10 Read ID Operation





5.11 Reset Operation







5.13 Write Protection Operation

Enabling \overline{WP} during erase and program busy is prohibited. The erase and program operations are enabled and disabled as follows:


- Program Enable Mode



- Program Disable Mode



- Erase Enable Mode



- Erase Disable Mode

